

# Memory for Plug & Play

# EDID Memory (For display)

## BR24C21,BR24C21F,BR24C21FJ,BR24C21FV, BU9882-W,BU9882F-W,BU9882FV-W

BR24C21,BR24C21F,BR24C21FJ,BR24C21FV

#### Description

BR24C21F,BR24C21FJ,BR24C21FV are serial EEPROMs that support DDC1<sup>TM</sup>/DDC2<sup>TM</sup> interfaces for Plug and Play displays.

#### Features

- 1) Compatible with both DDC1<sup>™</sup>/DDC2<sup>™</sup>
- 2) Operating voltage range: 2.5V to 5.5V
- 3) Page write function: 8bytes
- 4) Low power consumption
  - Active (at 5V) : 1.5mA (typ)
  - Stand-by (at 5V) : 0.1µA (typ)
- 5) Address auto increment function during Read operation
- 6) Data security
  - Write enable feature (VCLK)
  - Write protection at low Vcc
- 7) Various packages available: DIP-T8(BR24C21) / SOP8(BR24C21F) / SOP-J8(BR24C21FJ) / SSOP-B8(BR24C21FV)
- 8) Initial data=FFh
- 9) Data retention: 10years
- 10) Rewriting possible up to 100,000 times

|  | Absolute maximum | ratings ( | (Ta=25° | 'C) |  |
|--|------------------|-----------|---------|-----|--|
|--|------------------|-----------|---------|-----|--|

| Parameter             | Symbol | Rating                      | Unit  |
|-----------------------|--------|-----------------------------|-------|
| Supply Voltage        | Vcc    | -0.3~+6.5                   | V     |
|                       |        | 800 (DIP-T8) <sup>*1</sup>  |       |
| Power Dissipation     |        | 450 (SOP8) *2               | ····· |
|                       | Pd     | 450 (SOP-J8) *3             | mW    |
|                       |        | 350 (SSOP-B8) <sup>*4</sup> |       |
| Storage Temperature   | Tstg   | -65~+125                    | °C    |
| Operating Temperature | Topr   | -40~+85                     | °C    |
| Terminal Voltage      | -      | -0.3~Vcc+0.3                | V     |

\* Reduce by 8.0 mW/°C over 25°C (\*1), 4.5mW/°C (\*2,3), and 3.5mW/°C (\*4)

#### Memory cell characteristics

| Parameter      | Symbol | Rating  | Unit |
|----------------|--------|---------|------|
| Supply Voltage | Vcc    | 2.5~5.5 | V    |
| Input Voltage  | VIN    | 0~Vcc   | V    |

#### Recommended operating conditions

| Parameter         |                | Unit |   |       |  |
|-------------------|----------------|------|---|-------|--|
| Falameter         | Min. Typ. Max. |      |   | Unit  |  |
| Write/Erase Cycle | 100,000        | -    | - | Cycle |  |
| Data Retention    | 10             | -    | - | Year  |  |

No.09002EAT02



#### ●Electrical characteristics - DC (Unless otherwise specified, Ta=-40°C~+85°C, Vcc=2.5V~5.5V)

| Parameter              | Symbol | Limits |      |        | Unit | Condition                         |
|------------------------|--------|--------|------|--------|------|-----------------------------------|
| Farameter              | Symbol | Min.   | Тур. | Max.   | Unit | Condition                         |
| "H" Input Voltage 1    | VIH1   | 0.7Vcc | -    | -      | V    | SCL, SDA                          |
| "L" Input Voltage 1    | VIL1   | -      | -    | 0.3Vcc | V    | SCL, SDA                          |
| "H" Input Voltage 2    | VIH2   | 2.0    | -    | -      | V    | VCLK                              |
| "L" Input Voltage 2    | VIL2   | -      | -    | 0.8    | V    | VCLK, Vcc≧4.0V                    |
| "L" Input Voltage 3    | VIL3   | -      | -    | 0.2Vcc | V    | VCLK, Vcc<4.0V                    |
| "L" Output Voltage     | VOL    | -      | -    | 0.4    | V    | SDA, IOL=3.0mA                    |
| Input Leakage Current  | ILI    | -1     | -    | 1      | μA   | SCL, VCLK, VIN=0V~Vcc             |
| Output Leakage Current | ILO    | -1     | -    | 1      | μA   | SDA, VOUT=0V~Vcc                  |
| Operating Current      | ICC    | -      | -    | 3.0    | mA   | Vcc=5.5V, fSCL=400kHz             |
| Standby Current        | ISB    | -      | 10   | 100    | μA   | Vcc=5.5V, SDA=SCL=Vcc,VCLK=GND *1 |

Note: This IC is not designed to be radiation-resistant

\*1 Transmit-Only Mode - After power on, the BR24C21/F/FJ/FV is in Standby mode and does not provide the clock to the VCLK pin. After the clock is provided to VCLK, the device is switched from Standby to Transmit-Only Mode, and the operating current flows. Bi-directional Mode - The BR24C21/F/FJ/FV is in Standby mode after each command is performed.

#### ●Electrical characteristics - AC (Unless otherwise specified, Ta=-40°C~+85°C,Vcc=2.5V~5.5V)

|                                    |               | Fast-mode     |      |               | Standard-mode |      |      |     |  |
|------------------------------------|---------------|---------------|------|---------------|---------------|------|------|-----|--|
| Parameter                          | Symbol        | Vcc=2.5V~5.5V |      | Vcc=2.5V~5.5V |               |      | Unit |     |  |
|                                    |               | Min.          | Тур. | Max.          | Min.          | Тур. | Max. |     |  |
| Clock Frequency                    | fSCL          | -             | -    | 400           | -             | -    | 100  | kHz |  |
| Data Clock High Period             | tHIGH         | 0.6           | -    | -             | 4.0           | I    | -    | μs  |  |
| Data Clock Low Period              | tLOW          | 1.3           | -    | -             | 4.7           | -    | -    | μs  |  |
| SDA and SCL Rise Time              | tR            | -             | -    | 0.3           | -             | -    | 1.0  | μs  |  |
| SDA and SCL Fall Time              | tF            | -             | -    | 0.3           | -             | -    | 0.3  | μs  |  |
| Start Condition Hold Time          | tHD:STA       | 0.6           | -    | -             | 4.0           | -    | -    | μs  |  |
| Start Condition Setup Time         | tSU:STA       | 0.6           | -    | -             | 4.7           | -    | -    | μs  |  |
| Input Data Hold Time               | tHD:DAT       | 0             | -    | -             | 0             | -    | -    | ns  |  |
| Input Data Setup Time              | tSU:DAT       | 100           | -    | -             | 250           | -    | -    | ns  |  |
| Output Data Delay Time(SCL)        | tPD           | -             | -    | 0.9           | 1             | I    | 3.5  | μs  |  |
| Stop Condition Setup Time          | tSU:STO       | 0.6           | -    | -             | 4.0           | -    | -    | μs  |  |
| Bus Free Time                      | tBUF          | 1.3           | -    | -             | 4.7           | -    | -    | μs  |  |
| Write Cycle Time                   | tWR           | -             | -    | 10            | -             | -    | 10   | ms  |  |
| Noise Spike Width (SDA and SCL)    | tl            | -             | -    | 0.1           | -             | -    | 0.1  | μs  |  |
| AC OPERATING CHARACTERISTICS (Tran | nsmit-Only Mo | de)           |      |               |               |      |      |     |  |
| Output Data Delay Time(VCLK)       | tVPD          | -             | -    | 1.0           | -             | -    | 2.0  | μs  |  |
| VCLK High Period                   | tVHIGH        | 0.6           | -    | -             | 4.0           | I    | -    | μs  |  |
| VCLK Low Period                    | tVLOW         | 1.3           | -    | -             | 4.7           | -    | -    | μs  |  |
| VCLK Setup Time                    | tVSU          | 0             | -    | -             | 0             | -    | -    | μs  |  |
| VCLK Hold Time                     | tVHD          | 0.6           | -    | -             | 4.0           | -    | -    | μs  |  |
| Mode Transition Time               | tVHZ          | -             | -    | 0.5           | -             | -    | 1.0  | μs  |  |
| Transmit-Only Powerup Time         | tVPU          | 0             | -    | -             | 0             | -    | -    | μs  |  |
| Noise Spike Width (VCLK)           | tVI           | -             | -    | 0.1           | -             | -    | 0.1  | μs  |  |

#### Block diagram





Fig.1 Block Diagram

#### Pin layout diagram




| Pin Name | I/O    | Functions                                  |  |  |
|----------|--------|--|--|--|
| Vcc      | -      | Power Supply                               |  |  |
| GND      | -      | Ground (0V)                                |  |  |
| N.C.     | -      | No Connection                              |  |  |
| SCL      | IN     | Serial Clock Input for Bi-directional Mode |  |  |
| SDA      | IN/OUT | Slave and Word Address,                    |  |  |
| SDA      |        | Serial Data Input, Serial Data Output *1   |  |  |
|          |        | Clock Input (Transmit-Only Mode)           |  |  |
| VCLK     | IN     | Write Enable (Bi-directional Mode)         |  |  |

\*1 An open drain output requires a pull-up resistor.

#### BR24C21,BR24C21F,BR24C21FJ,BR24C21FV, BU9882-W,BU9882F-W,BU9882FV-W

# **Technical Note**

www.DataSheet4U.com



#### •Transmit-only mode


- After power is on, the BR24C21/F/FJ/FV is in Transmit-Only Mode. In this mode data can be output by providing the clock to the VCLK pin.
- When the power is on, the SCL pin needs to be set to Vcc(High level).
- SDA is at high-impedance during input of the first 9 clocks. At the 10th rising clock edge of VCLK data is output. After power on, the output data is as follows:

00h address data  $\rightarrow$  01h address data  $\rightarrow$  02h address data  $\rightarrow$   $\cdots$ 

The address is incremented by one, after every 9 clocks of VCLK. All addresses are output in this mode.


When the counter reaches the last address, the next output data is 00h address data. (See Fig. 6)

- In this mode, the NULL bit (High data) is output between the address data and the next address data. (See Fig. 7)
- The read operation is in Transmit-Only Mode and can be started after the power is stabilized.



#### Bi-directional mode

- **OBi-directional Mode and Recovery Function**
- The BR24C21/F/FJ/FV can be switched from Transmit-Only Mode to Bi-directional Mode by providing a valid High to Low transition at the SCL pin, while the state of SDA is at high-impedance.
- After a valid high to low transition on the SCL pin, the BR24C21/F/FJ/FV begins to count the VCLK clock. If the VCLK counter reaches 128 clocks without the command for Bi-directional Mode, the device reverts to Transmit-Only Mode (Recovery function). The VCLK counter is reset by providing a valid high to low transition at the SCL pin. After reversal to Transmit-Only Mode the device begins to output data (00h address data) with the 129th rising clock edge of VCLK.
- If the BR24C21/F/FJ/FV is switched from Transmit-Only Mode and receives the command for Bi-directional Mode and responds with an Acknowledge, it is impossible to revert to Transmit-Only Mode. (Power down is the only way to revert to Transmit-Only Mode.) Unless the input device code is "1010", the device does not respond with an Acknowledge. If the VCLK counter reaches 128 clocks afterwards, it is possible to revert to Transmit-Only Mode for Recovery function. If the Master generates a STOP condition during the Slave address, before an Acknowledge is input, it is possible to revert to Transmit-Only Mode.
- When the device is switched from Transmit-Only Mode to Bi-direction Mode, the period of tVHZ needs to be held.



#### OBi-directional Mode

START Condition

- All commands are proceeded by the START condition, which is a High to Low transition of SDA when SCL is High.
  The BR24C21/F/FJ/FV continuously monitors the SDA and SCL lines for the START condition and will not respond to
- any commands until this condition has been met. (See Fig. 3 Synchronous Data Timing)
- (See Fig. 3 Synchronous Data Ti
- STOP Condition
- All commands must be terminated by a STOP condition, which is a Low to High transition of SDA when SCL is High.
- The STOP condition causes the internal write cycle to write data into the memory array after a write sequence.
- The STOP condition is also used to place the device into standby power mode after read sequences.
- · A STOP condition can only be issued after the transmitting device has released the bus.
- (See Fig.3 Synchronous Data Timing)

**Device Addressing** 

- Following the START condition, the Master outputs the device address of the Slave to be accessed. The most significant four bits of Slave address are the "device type indentifier," For the BR24C21/F/FJ/FV this is fixed as "1010."
- The next three bits of the slave address are inconsequential.
- The last bit of the stream determines the operation to be performed. When set to "1", a READ operation is selected. When set to "0", a WRITE operation is initiated.

R/W set to "0"·····WRITE (This bit is also set to "0" for random read operation)R/W set to "1"······READ

| 1010 | * | * | * | R/W            |
|------|---|---|---|----------------|
|      |   |   |   | * : Don't care |

• Write Protect Function • Write Enable (VCLK)

When using the BR24C21/F/FJ/FV in Bi-directional Mode, the VCLK pin can be used as a write enable pin. Setting VCLK High allows normal write operations, while setting VCLK low prevents writing to any location in the array. (See Fig.5 Write Enable Timing)

Changing VCLK from High to Low during the self-timed program operation will not halt programming of the device.

#### Bidirectional mode command

OByte Write

When the Master generates a STOP condition, the BR24C21/F/FJ/FV begins the internal write cycle to the nonvolatile array.





Fig.10 Byte Write Cycle Timing

#### OPage Write

If the Master transmits the next data instead of generating a STOP condition during the byte write cycle, the BR24C21/F/FJ/FV transfers from byte write function to page write function. After receipt of each word, the three lower order address bits are internally incremented by one, while the high order four bits of the word address remains constant.

If the master transmits more than eight words, prior to generating the STOP condition, the address counter will "roll over," and the previous transmitted data will be overwritten.





#### OCurrent Read

The BR24C21/F/FJ/FV contains an internal address counter which maintains the address of the last word accessed, incremented by one. If the last accessed address is address "n" in a Read operation, the next Read operation will access data from address "n+1" and increment the current address counter. If the last accessed address is address "n" in a Write operation, the next Read operation will access data from address "n". If the Master does not transfer an Acknowledge, but does generate a STOP condition, the current address read operation will only provide a single byte of data. At this point, the device discontinues transmission.

(See Fig.14 Sequential Read Cycle Timing)




Fig.12 Current Read Cycle Timing

#### ORandom Read

The Random read operation allows the Master to access any memory location. This operation involves a two-step process. First, the Master issues a Write command that includes the START condition and the Slave address field (with R/W set to "0") followed by the word address of the word to be read. This procedure sets the internal address counter of the BR24C21/F/FJ/FV to the desired address. After the word address Acknowledge is received by the Master, the Master immediately re-issues a START condition followed by the Slave address field with R/W set to "1." The device will respond with an Acknowledge and then transmit the 8-data bits stored at the addressed location. If the Master does not acknowledge the transmission but does generate the STOP condition, the IC will discontinue transmission.




Fig.13 Random Read Cycle Timing

#### OSequential Read

If the Master does not transfer an Acknowledge and does not generate a STOP condition during the current Read operation, the BR24C21/F/FJ/FV continues to output the next address data in sequence. For Read operations, all bits in the address counter are incremented, allowing the entire array to be read during a single operation. When the counter reaches the top of the array, it will "roll over" to the bottom of the array and continue to transmit data.

If the Master does not acknowledge the transmission but does generate a STOP condition, at this point the device discontinues transmission.

•The sequential Read operation can be performed with both Current Read and Random Read.




Fig.14 Sequential Read Cycle Timing (Current Read)

# BU9882-W,BU9882F-W,BU9882FV-W

#### Description

BU9882F-W,BU9882FV-W are dual port EEPROMs compatible with the DDC2<sup>™</sup>. 2 independent ports allow 2 EDID channels to be read simultaneously.

#### Features

- 1) Designed for use with  $DDC2^{TM}$
- 2) 2-port simultaneous read function
- 3) Operating voltage range: 2.5V-5.5V
- 4) Page write function: 8bytes
- 5) Low power consumption:
  - Active (at 5V) : 1.5mA(typ)
  - Stand-by (at 5V) : 0.1µA(typ)
- 6) Data security
  - Write protection with  $\overline{\text{WP}}$
  - Write protection at low power supply voltage
- 7) Various package types available: DIP14(BU9882-W) / SOP14(BU9882F-W) / SSOP14(BU9882FV-W)
- 8) Initial data: FFh
- 9) Data retention: 10years
- 10) Rewriting possible up to 100,000 times

#### Absolute maximum ratings

| Parameter                | Symbol | Rating          | Unit |
|--------------------------|--------|-----------------|------|
| Supply Voltage           | Vcc    | -0.3~+6.5       | V    |
|                          |        | 950 (DIP14) *1  |      |
| Power Dissipation        | Pd     | 450 (SOP14) *2  | mW   |
|                          |        | 350 (SSOP14) *3 |      |
| Storage Temperature      | Tstg   | -65~+125        | °C   |
| Operating<br>Temperature | Topr   | -40~+85         | °C   |
| Terminal Voltage         | -      | -0.3~Vcc+1.0 *4 | V    |

\* Reduce by 9.5 mW/°C over 25°C (\*1), 4.5mW/°C(\*2), 3.5mW/°C(\*3). \*4 6.8V (Max.)

Recommended operating conditions

| Parameter      | Symbol | Rating    | Unit |
|----------------|--------|-----------|------|
| Supply Voltage | VCC    | 2.5~5.5   | V    |
| Input Voltage  | VIN    | 0~VCC+1.0 | V    |

•Memory cell characteristics

| Parameter         |                | Unit |      |       |
|-------------------|----------------|------|------|-------|
| T drameter        | Min. Typ. Max. |      | Max. | Onit  |
| Write/Erase Cycle | 100,000        | -    | -    | Cycle |
| Data Retention    | 10             | -    | -    | Year  |

### ●Electrical characteristics – DC (Unless otherwise specified, Ta=-40°C~+85°C, Vcc=2.5V~5.5V)

|                         | 00 (01100)           |      |      |        |           |   |
|-------------------------|----------------------|------|------|--------|-----------|---|
| Parameter               | ameter Symbol Limits |      |      | Unit   | Condition |   |
|                         | Cynibol              | Min. | Тур. | Max.   | Unit      | Condition   |
| "H" Input Voltage 1     | VIH1                 | 2.0  | -    | -      | V         |   |
| "L" Input Voltage 1     | VIL1                 | -    | -    | 0.8    | V         | Vcc≧4.0V  |
| "L" Input Voltage 2     | VIL2                 | -    | -    | 0.2Vcc | V         | Vcc<4.0V  |
| "L" output Voltage      | VOL1                 | -    | -    | 0.4    | V         | SDA_PC0/1, IOL=3.0mA * 1  |
| Input Leakage Current 1 | ILI1                 | -1   | -    | 1      | μA        | SCL_PC0/1,DDCENA, BANKSEL,<br>VIN=0V~Vcc+1.0                                  |
| Input Leakage Current 2 | ILI2                 | -1   | -    | 50     | μA        | WP  |
| Output Leakage Current  | ILO                  | -1   | -    | 1      | μA        | SDA_PC0/1,SCL/SDA_MON(DDCENA=GND),<br>VOUT=0V~Vcc+1.0                         |
| Operating Current       | ICC                  | -    | 1.5  | 3.0    | mA        | fSCL=400kHz, Vcc=5.5V<br>tWR=10ms   |
| Standby Current         | ISB                  | -    | 0.1  | 5      | μA        | SCL/SDA_PC0/1=Vcc<br>SCL/SDA_MON=H-Z<br>DDCENA=WPB=BANKSEL=GND<br>DUALPCB=Vcc |

Note: This IC is not designed to be radiation-resistant \*1 IOL at monitor mode (DDCENA=HIGH) is the sum of current flowing from the pull up resistor at the SDA\_MON side to the pull up resistance at SDA PC0/PC1

| Clastrical characteristics      | (I la la cale a tha muia a a ma aifi a d | $T_{a-1} = 40^{\circ} O_{a-1} O_{a-1} O_{a-2} O_{a-1} O_{$ |
|---------------------------------|--|--|
| Electrical characteristics – AC | Unless otherwise specified               | , Ta=-40°C∼+85°C, Vcc=2.5V∼5.5V)   |

| Parameter                       | Symbol  | Fast-mode<br>Vcc=2.5V~5.5V |      | Standard-mode<br>Vcc=2.5V~5.5V |      | Unit |      |      |
|---------------------------------|---------|----------------------------|------|--------------------------------|------|------|------|------|
|                                 |         | Min.                       | Тур. | Max.                           | Min. | Тур. | Max. | Тур. |
| Clock Frequency                 | fSCL    | -                          | -    | 400                            | -    | -    | 100  | kHz  |
| Data Clock High Period          | tHIGH   | 0.6                        | -    | -                              | 4.0  | -    | -    | μs   |
| Data Clock Low Period           | tLOW    | 1.3                        | -    | -                              | 4.7  | -    | -    | μs   |
| SDA and SCL Rise Time           | tR      | -                          | -    | 0.3                            | -    | -    | 1.0  | μs   |
| SDA and SCL Fall Time           | tF      | -                          | -    | 0.3                            | -    | -    | 0.3  | μs   |
| Start Condition Hold Time       | tHD:STA | 0.6                        | -    | -                              | 4.0  | -    | -    | μs   |
| Start Condition Setup Time      | tSU:STA | 0.6                        | -    | -                              | 4.7  | -    | -    | μs   |
| Input Data Hold Time            | tHD:DAT | 0                          | -    | -                              | 0    | -    | -    | ns   |
| Input Data Setup Time           | tSU:DAT | 100                        | -    | -                              | 250  | -    | -    | ns   |
| Output Data Delay Time(SCL)     | tPD     | -                          | -    | 0.9                            | -    | -    | 3.5  | μs   |
| Stop Condition Setup Time       | tSU:STO | 0.6                        | -    | -                              | 4.0  | -    | -    | μs   |
| Bus Free Time                   | tBUF    | 1.3                        | -    | -                              | 4.7  | -    | -    | μs   |
| Write Cycle Time                | tWR     | -                          | -    | 10                             | -    | -    | 10   | ms   |
| Noise Spike Width (SDA and SCL) | tl      | -                          | -    | 0.1                            | -    | -    | 0.1  | μs   |

#### Block diagram





Fig.15 Block Diagram

#### Pin layout diagram



#### Pin description

| Pin Name | I/O    | Functions  |
|----------|--------|--|
| Vcc      | -      | Power Supply   |
| GND      | -      | Ground (0V)  |
| N.C.     | -      | No Connection  |
| SCL_PC0  | IN     | Serial Clock Input, Access to BANK0 at DUAL PORT mode<br>Access to BANK0 or to BANK1 at SINGLE PORT mode   |
| SDA_PC0  | IN/OUT | Slave and Word Address Serial Data Input, Serial Data Output<br>Access to BANK0 at DUAL PORT mode, Access to BANK0 or to BANK1 at SINGLE PORT mode |
| SCL_PC1  | IN     | Serial Clock Input<br>Access to BANK1 at DUAL PORT mode, Don't Care at SINGLE PORT mode  |
| SDA_PC1  | IN/OUT | Slave and Word Address Serial Data Input, Serial Data Output<br>Access to BANK1 at DUAL PORT mode, Don't Care at SINGLE PORT mode                  |
| SCL_MON  | OUT    | Serial Clock Output<br>Connected to SCL_PC0/1 at DDCENA="High", "Hi-Z" output at DDCENA="Low"  |
| SDA_MON  | OUT    | Slave and Word Address Serial Data Output<br>Connected to SCL_PC0/1 DDCENA="High", "Hi-Z" output at DDCENA="Low"                                   |
| DDCENA   | IN     | Control of SCL_MON, SDA_MON  |
| BANKSEL  | IN     | Select a SCL/SDA_MON Connected Port at DUAL PORT mode<br>Selected a BANK at SINGLE PORT mode   |
| DUALPCB  | IN     | Control of DUAL PORT/SINGLE PORT mode  |
| wp       | IN     | Write Protect Control  |

An open drain output requires a pull-up resistor.

#### BR24C21,BR24C21F,BR24C21FJ,BR24C21FV, BU9882-W,BU9882F-W,BU9882FV-W

#### www.DataSheet4U.com

#### Synchronous data timing






Fig.17 Synchronous Data Timing

- SDA data is latched into the chip at the rising edge of the SCL clock.
- The output date toggles at the falling edge of the SCL clock.

#### •Write cycle timing





#### Operation notes

**ODDCENA** Operation

When DDCENA is set to High, SCL\_PC0/1 and SDA\_PC0/1 will be connected to SCL\_MON and SDA\_MON, respectively. Therefore, monitoring of the communications between the PC and EEPROM, and the communications of the MONITOR and PC, is possible.

Selection of PC0/PC1 is determined according to the state of the DUALPCB and BANKSEL inputs. When DDCENA is Low, the SCL/SDA\_MON output is set to "Hi-Z".

| DUALPCB            | BANKSEL | SCL_MON,SDA_MON<br>(CONNECTION PORT) |  |
|--------------------|---------|--------------------------------------|--|
| Low (DUAL PORT)    | Low     | PC0 PORT                             |  |
| LOW (DUAL FORT)    | High    | PC1 PORT                             |  |
| High (SINCLE DODT) | Low     | PC0 PORT                             |  |
| High (SINGLE PORT) | High    | FOUFORI                              |  |

#### OBANKSEL

BANKSEL serves as an input for connection port of SCL/SDA\_MON during DUAL PORT mode. It turns into the BANK selection terminal of internal memory in SINGLE PORT mode. Only the PC0 port can access the memory in SINGLE PORT mode.

| DUALPCB           | BANKSEL | CONNECTION BANK  |
|-------------------|---------|------------------|
|                   | Low     | PC0 PORT : BANK0 |
| Low (DUAL PORT)   | High    | PC1 PORT : BANK1 |
|                   | Low     | BANK0            |
| High (SINGL PORT) | High    | BANK1            |

#### OWP

When WP=Low, all data at all addresses are write-protected. The terminal has a built-in pull down resister. Make sure that WP=High when writing data.

Utilize this function in order to prevent incorrect write command input from the PC, as well as incorrect input during communication between the PC and monitor.

#### OData Read

The data read function allows simultaneous read from SCL\_PC0/1, SDA\_PC0/1 in DUAL PORT mode.

#### OData Write

Write operation is performed using either PC0/1 (SCL or SDA) even when accessed simultaneously in DUAL PORT mode. Port selection is made by detecting the data D0 of the first byte of the WRITE command input. After this, the other port is made unavailable for both READ and WRITE commands until the write operation is completed.

W R S S T O P AR SLAVE ADDRESS I T WORD ADDRESS DATA Ė SDA PC WA WA 0 0 0 D7 D0 0 0 6 0 R A C K A C K A C K ŵ \*:Don't care D0 detected first write operation During other port is write command performed through the port this ack is no output.

Fig.19 Write Cycle Timing

#### **OSTART** Condition

All commands are preceded by the START condition, which is a High to Low transition of SDA when SCL is High. This IC continuously monitors the SDA and SCL lines for the START condition and will not respond to any commands until this condition has been met.

#### OSTOP Condition

All commands must be terminated by a STOP condition, which is a Low to High transition of SDA when SCL is HIGH. (See Fig.17)

#### OWRITE Command

Unless a STOP condition is executed, the data will not be written into the memory array.

#### ODEVICE ADDRESSING

Following a START condition, the Master outputs the device address of the slave to be accessed.

The most significant four bits of the Slave address are the "device type indentifier".

For the IC this is fixed as "1010".

The next three bits are "000".

The last bit of the stream determines the operation to be performed.

When set to "1", Read operation is selected ; when set to "0", Write operation is selected.


 R/W set to "0"
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •
 •

| 1010 | 0 | 0 | 0 | R/Ŵ |
|------|---|---|---|-----|
|------|---|---|---|-----|

#### Commands

#### OByte Write

When the Master generates a STOP condition, the IC begins an internal write cycle to the nonvolatile array.



#### **OPage Write**

After the receipt of each word, the three low order address bits are internally increased by one. The four higher order bits of the address(WA6~WA3) remain constant. This IC is capable of eight byte page write operation. If the master transnmits more than eight words, prior to generating the STOP condition, the address counter will "roll

If the master transmits more than eight words, prior to generating the STOP condition, the address counter will "roll over", and the previous transmitted data will be overwritten.




Fig.21 Page Write Cycle Timing

OCurrent Read

In case the previous operation is random or current read (which includes sequential read), the internal address counter is increased by one from the last accessed address (n). Thus current read outputs the data of the next word address (n+1).

If the last command is byte or page write, the internal address stays at the last address(n). Thus current read outputs the data of the word address (n).

If the master does not transfer the Acknowledge, but does generate a stop condition, the current address read operation only provides a single byte of data.

At this point, the BU9882/F/FV-W discontinues transmission.




Fig.22 Current Read Cycle Timing

ORandom Read

Random read operation allows the master to access any location. If the master does not transfer the Acknowledge but does generate a stop condition, the current address read operation only provides a single byte of data. (At 1Kbit all address read possible). This communication must be terminated by a stop condition, which is a Low to High transition of SDA when SCL is High




Fig.23 Random Read Cycle Timing

#### **OSequential Read**

During the Current read operation, if an Acknowledge is detected, and no STOP condition is generated by the master(µ-COM), the device will continue to transmit the data. (It can transmit all data(1Kbit 128word)). If an Acknowledge is not detected, the device will terminate further data transmissions and await a STOP condition before returning to the standby mode. The Sequential Read operation can be performed with both Current Read and Random Read.




Fig.24 Sequential Read Cycle Timing

#### Peripheral Circuits

ODUAL PORT

DUAL PORTs are used to connect two PCs to one monitor. PC0 is connected to BANK0 and PC1 to BANK1. Each bank operates as 1Kbit EEPROM.

- O To Use DUAL PORT
  - Start the operation of the DUAL PORT by following the instructions below:
    - 1. Set the DUAL PCB to LOW with neither of the ports being operated by commands.
    - 2. Input the command from PC0 or PC1.

#### O Simultaneous Access

#### <READ OPERATION>

EEPROM data read allows simultaneous access from PC0, PC1 ports.

<WRITE OPERATION>

Write operation is performed for either of PC0/1 even when accessed simultaneously from both. Port selection is made by detecting the data D0 of the first byte of the WRITE command input. Write operation is performed only for the port where D0 of the first byte of the write data is detected first.





Fig.25 Example of Peripheral Circuit with Dual Port



#### OMONITOR OUTPUT

BU9882F-W, BU9882FV-W has a monitor output terminal. This allows communication between the PC and monitor CPU. The monitor output for the use of DUAL PORT can be switched with BANKSEL input, as shown in the table below.

| BANKSEL input | SCL_MON,SDA_MON connection port |
|---------------|---------------------------------|
| Low           | PC0 PORT                        |
| High          | PC1 PORT                        |

#### **OSINGLE PORT**

SINGLE PORT is for connecting one PC to one monitor. In this case, it is accessible only from PC0. BANK selection is made with BANKSEL.

Switching this BANKSEL allows access to the total of 2kbit EEPROM, with BANK0 and BANK1, from PC0. O To use SINGLE PORT

Start the SINGLE PORT operation by following the instructions below:

- 1. Set the DUAL PCB to High with neither of the ports being operated by commands.
- 2. Select the BANK with BANKSEL.
- 3. Input the command from PC0.




Fig.28 Example of Peripheral Circuit with Single Port

# **Common Application Note**

#### Software Reset

Execute software reset in case the device is at an unexpected state after power up and/or the command input needs to be reset. The following figures (Fig.29-(a), Fig.29-(b), Fig.29-(c))


During dummy clock, please release SDA BUS (tied to Vcc by pull up resistor).


During that time, the device may pull the SDA line Low for acknowledge or outputting read data. If the master controls the SDA line High, it will conflict with the device output Low then it makes a current overload. It may cause instantaneous power down and may damage the device.

> Dummy Clock × 14 гИı 2 SCL 7 COMMAND SDA COMMAND

Start × 2

Fig.29-(a) Dummy Clock × 14 + Start + Start





#### Acknowledge Polling

Since the device ignores all input commands during the internal write cycle, no ACK will be returned. When the master sends the next command following the write command, and the device returns the ACK, it means that the program is completed. If no ACK is returned, it means that the device is still busy. By using Acknowledge polling, the waiting time is minimized to less than tWR=5ms. To prevent operating Write or Current Read immediately after Write, first send the slave address (R/W is "High" or "Low"). After the device returns the ACK, continue word address input or data output, respectively.





Fig.30 Successive Write Operation By Acknowledge Polling

#### • Command Cancellation By Start And Stop Condition

During a command input, command is canceled by the successive inputs of start condition and stop condition (Fig.31). However, during ACK or data output, the device may output the SDA line Low. In such cases, operation of start and stop condition is impossible, making the reset inoperable. Execute the software reset in the cases. (Fig.29) Operating the command cancel by start and stop condition during the command of Random Read or Sequential Read or Current Read, internal address counter is not confirmed. Therefore operation of Current Read after this is not valid. Operate a Random Read in this case.





#### ●I/O Circuit

OSDA Pin Pull-up Resister


The pull up resister is needed because SDA is NMOS open drain. Choose the correct value of this resister(RPU), by considering VIL, IL characteristics of a controller which control the device and VOH, IOL characteristics of the device. If large RPU is chosen, clock frequency needs to be slow. In case of small RPU, the operating current increases.

#### OMaximum Rpu

Maximum value of RPU is determined by following factors:

①SDA rise time determined by RPU and the capacitance of bus line(CBUS) must be less than tR. Other timing must keep the conditions of AC spec.

②When SDA bus is High, the voltage ③ of SDA bus determined by a total input leak(IL) of the all devices connected to the bus. RPU must be significantly higher than the High level input of a controller and the device, including a noise margin 0.2Vcc.



OMinimum RPU

The minimum value of RPU is determined by following factors:

①Meets the condition that VOLMAX=0.4V, IOLMAX=3mA when the output is Low.

$$\frac{V_{CC}-V_{OL}}{R_{PU}} \leq I_{OL}$$

 $\therefore RPU \geq \frac{VCC-VOL}{IOL}$ 

② VOLMAX=0.4V must be lower than the input Low level of the microcontroller and the EEPROM including the recommended noise margin of 0.1Vcc.

VOLMAX  $\leq$  VIL-0.1 Vcc Examples: Vcc=3V, VOL=0.4V, IOL=3mA, the VIL of the controller and According to ①

 $R_{PU} \geq \frac{3 \cdot 0.4}{3 \times 10^{-3}}$  $\geq 867 [\Omega]$ 

the EEPROM is VIL=0.3Vcc,

| and               | VOL=0.4 [V] |
|-------------------|-------------|
|                   | VIL=0.3 × 3 |
|                   | =0.9 [V]    |
| so that condition | on② is met  |

OSCL Pin Pull-up Resister


When SCL is controlled by the CMOS output the pull-up resistor at SCL is not required.

However, should SCL be set to Hi-Z, connection of a pull-up resistor between SCL and Vcc is recommended. Several  $k\Omega$  are recommended for the pull-up resistor in order to drive the output port of the microcontroller.

#### Notes For Power Supply


Vcc rises through the low voltage region in which the internal circuit of the IC and the controller are unstable. Therefore, the device may not work properly due to an incomplete reset of the internal circuit. To prevent this, the device has a P.O.R. and LVcc feature. At power up, maintain the following conditions to ensure functions of P.O.R and LVcc.

- 1. "SDA='H" and "SCL='L' or 'H".
- 2. Follow the recommended conditions of tR, tOFF, Vbot for the P.O.R. function during power up.



| Recommende  | ed conditions of t | R, tOFF, Vbot |
|-------------|--------------------|---------------|
| tR          | tOFF               | Vbot          |
| Below 10ms  | Above 10ms         | Below 0.3V    |
| Below 100ms | Above 10ms         | Below 0.2V    |

- 3. Prevent SDA and SCL from being "Hi-Z".
- In case conditions 1 and/or 2 cannot be met, take following actions: A)If unable to keep condition 1 (SDA is "Low" during power up): →Control SDA ,SCL to be "High" as shown in figure below.



B)If unable to keep condition 2.

- →After power becomes stable, execute software reset. (See Fig.29)
- C)If unable to keep both conditions 1 and 2.

 $\rightarrow$ Follow the instruction A first, then the instruction B.

LVcc Circuit

LVcc circuit inhibits write operation at low voltage, and prevents an inadvertent write. Write operation is inhibited below the LVcc voltage (Typ.=1.2V).

#### ●Vcc NOISE

#### **OBypass Condenser**

Noise and surges on power line may cause abnormal function. It is recommended that the bypass condensers (0.1µF) are attached on the Vcc and GND line beside the device. It is also recommended to attach bypass condensers on the board close to the connector.

#### Notes for Use

- 1) Described numeric values and data are design representative values, and the values are not guaranteed.
- 2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- 3) Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

4) GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltages is lower than that of GND terminal.

5) Heat design


In consideration of permissible dissipation in actual use condition, carry out heat design with sufficient margin.

- 6) Terminal to terminal shortcircuit and wrong packaging When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- 7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluated design sufficiently


#### BR24C21,BR24C21F,BR24C21FJ,BR24C21FV, BU9882-W,BU9882F-W,BU9882FV-W

# Technical Note


www.DataSheet4U.com




#### SOP8



#### SOP-J8




#### SSOP-B8




#### BR24C21,BR24C21F,BR24C21FJ,BR24C21FV, BU9882-W,BU9882F-W,BU9882FV-W

# Technical Note






SOP14



SSOP-B14



|   | Notes   |
|---|---|
|   | g or reproduction of this document, in part or in whole, is permitted without the ROHM Co.,Ltd.   |
| The conten  | t specified herein is subject to change for improvement without notice.   |
| "Products")   | It specified herein is for the purpose of introducing ROHM's products (hereinafte<br>b. If you wish to use any such Product, please be sure to refer to the specifications<br>be obtained from ROHM upon request.   |
| illustrate th   | of application circuits, circuit constants and any other information contained herein<br>e standard usage and operations of the Products. The peripheral conditions mus<br>to account when designing circuits for mass production.  |
| However, s  | was taken in ensuring the accuracy of the information specified in this document<br>should you incur any damage arising from any inaccuracy or misprint of sucl<br>, ROHM shall bear no responsibility for such damage.   |
| examples of implicitly, a other partie                                | cal information specified herein is intended only to show the typical functions of and<br>of application circuits for the Products. ROHM does not grant you, explicitly o<br>ny license to use or exercise intellectual property or other rights held by ROHM and<br>es. ROHM shall bear no responsibility whatsoever for any dispute arising from the<br>technical information.  |
| equipment   | ets specified in this document are intended to be used with general-use electronic<br>or devices (such as audio visual equipment, office-automation equipment, commu<br>vices, electronic appliances and amusement devices).  |
| The Produc  | ts specified in this document are not designed to be radiation tolerant.  |
|   | M always makes efforts to enhance the quality and reliability of its Products, a<br>ay fail or malfunction for a variety of reasons.  |
| against the<br>failure of ar<br>shall bear r                          | sure to implement in your equipment using the Products safety measures to guard<br>possibility of physical injury, fire or any other damage caused in the event of the<br>ny Product, such as derating, redundancy, fire control and fail-safe designs. ROHM<br>to responsibility whatsoever for your use of any Product outside of the prescribed<br>of in accordance with the instruction manual.   |
| system whi<br>may result<br>instrument<br>fuel-contro<br>any of the F | cts are not designed or manufactured to be used with any equipment, device or<br>ch requires an extremely high level of reliability the failure or malfunction of which<br>in a direct threat to human life or create a risk of human injury (such as a medical<br>, transportation equipment, aerospace machinery, nuclear-reactor controller<br>ller or other safety device). ROHM shall bear no responsibility in any way for use of<br>Products for the above special purposes. If a Product is intended to be used for an<br>al purpose, please contact a ROHM sales representative before purchasing. |
| be controlle  | d to export or ship overseas any Product or technology specified herein that may<br>ed under the Foreign Exchange and the Foreign Trade Law, you will be required to<br>ense or permit under the Law.   |



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/